

**Method for initializing programmable systems**

The invention relates to a method for initializing programmable systems, in which the information required for initializing registers and internal and/or external modules is contained in an external memory and is read, particularly for application in programmable system-on-chip ASIC elements.

Complex microcontroller-assisted electronic systems, particularly in the region of the personnel computer periphery, are normally made up of few components for production-related and economic reasons. Generally, attempts are made to accommodate all of the logic on one application-specific, integrated chip (ASIC = Application Specific Integrated Circuit). This ASIC contains the interfaces which set up the connection to the PC, for example PCI (Peripheral Components Interconnect), Cardbus controller or USB (Universal Serial Bus) controller. The nature of the products, which are produced in large quantities at low prices, means that it is usual for semiconductor design companies to develop a hard-wired solution which is produced by parties to an agreement and is sold to OEM (Original Equipment Manufacturer) customers, who integrate the semiconductors in their peripheral devices. In this case, the resultant end products usually differ in terms of scope of functions, performance, power consumption and price, depending on what circuitry and additional components have been used for the respective solution.

These differences in circuitry mean that the various hardware devices need to be addressed and handled differently in terms of software. Operating-system drivers adapted thereto are required and are often also desired by the OEM customers in order to distinguish themselves more from competitors' products as a result.

In addition, the additional electronics on the board need to be put into an initial state in various ways when they are actually turned on or plugged in.

5

Two problem situations arise from the demands described:

10 First, identification needs to be performed for each external device and an appropriate device driver needs to be allocated. Modern PC operating systems need to be able to identify external modules added during operation (e.g. USB, Cardbus) or before operation (e.g. PCI) automatically and to be able to allocate a  
15 suitable driver. If the features which the operating system can use for identification are accommodated exclusively on the ASIC, however, then distinction between various OEM products is not possible.

20 Secondly, the OEM-specific elements need to be initialized when turning on. A situation may arise in which the external electronics modules located on the device beside the ASIC need to be put into a defined initial state directly upon turning on or plugging in  
25 or within a very short time afterwards, for example in order to avoid destruction, excessive power consumption or confusing status displays, by light-emitting diodes or a display. Since the ASIC is usually the only "intelligent" chip in the circuit which can perform  
30 this task, but the external circuitry generally differs, as described above, it is necessary to find a way of letting the ASIC have the information about the initialization of the other modules so that it can perform the initialization accordingly.

35

Known methods are based on accommodating a small EEPROM (Electrically Erasable Programmable Read Only Memory)

on the device's board and connecting it to the ASIC via a usually serial bus. The EEPROM stores identification features and serial numbers. In the case of a PCI/Cardbus, for example, the identification features  
5 are understood to mean the product ID, vendor ID, subsystem ID and subsystem vendor ID as a revision identifier and device class. An example of a serial number is the MAC-ID in the case of Ethernet-network cards.

10

This OEM-specific information is read from the EEPROM by means of hardware logic, and is transferred to the appropriate registers in the ASIC's PCI/USB core, when the device is turned on by the end consumer. This  
15 allows the device to be identified by the computer.

The registers in the IO blocks which are used to control the rest of the electronics on the device either remain uninitialized, are set to a reset value  
20 which has been permanently "burnt in" in the ASIC, or can be set by the hardware logic according to the EEPROM content.

This known solution has the drawbacks which are  
25 described in more detail below.

First, the hardware required for this is relatively complex. The logic needs to be implemented in the ASIC in hard-wired form. Especially with complicated bus  
30 protocols, such as  $I^2C$ , verification and implementation of the logic (additional gates, transistors, surface area on the silicon die) are complex.

Secondly, the existing method is not flexible. During  
35 the actual chip design phase, it is necessary to define which registers in the ASIC (address) need to be written to (initialized) at what time and with what

content (data item) from the EEPROM. The logic described above needs to be designed in line with these requirements.

5 The invention is thus based on the object of specifying a method in which all registers and modules can be initialized, flexible initialization of the external electronics is possible, ASIC development is simplified and different external and internal storage media are  
10 supported.

The invention achieves the object with a method for initializing programmable systems of the type mentioned at the outset in that after turn-on or another event  
15 which triggers a fresh start, controlled by a program in an instruction memory, initialization information is transferred from an external or internal non-volatile storage medium to an internal memory, in that the initialization information contains initialization data  
20 and/or at least one initialization program, in that the registers and modules are initialized under the control of one or more processor elements or other intelligent building blocks arranged in the system, which, for their part, are controlled by the initialization  
25 program.

In line with the invention, the registers and modules are initialized by one or more processor elements. This processor element requires a program for execution  
30 after the device has been turned on or after an external restart event for it. The program for starting the initialization phase is contained in an "instruction memory" (bootstrap loader). This program controls the transmission of the initialization  
35 information from an external EEPROM to a RAM store (instruction and/or data RAM) (RAM = Random Access Memory). In this case, the initialization information

may contain both initialization data and an initialization program. Initialization data are identifications (ID), such as the product ID, vendor ID, subsystem vendor ID or a serial number for an Ethernet network card. The initialization program controls the processor element after the initialization information has been transmitted to the instruction RAM, and implements the initialization of the registers and modules.

10

In one refinement of the invention, an integrity check on the initialization information is performed after the transfer, and a program branch is carried out under the control of the result of the integrity check.

15

In one embodiment of the invention, upon identification of an incorrect or missing internal or external storage medium, an error routine is executed which carries out the initialization with standard values or fully or partially restores the content of the internal or external storage medium.

20

It is likewise conceivable for the information to be in the form of an executable macro program and to be interpreted by the processor element. Hybrid forms comprising both methods are derivable.

25

When the initialization information has been transmitted to the instruction RAM, the data are subjected to an integrity check, for example by ascertaining a checksum. Depending on the result, the processor element either executes the initialization program or macro instructions just transmitted or skips to a routine for handling exceptional cases in the instruction memory. This routine programs the functionally most important registers in the ASIC such that it is at least basically possible to address the

30

35

device using the respective PC interface. If a missing or incorrect storage medium has been identified in the turn-on phase, a routine for initialization with standard values is likewise executed.

5

In a further refinement of the invention, the initialization data are read as standard values from the storage medium, are altered by the processor element, and the altered initialization data are used for initialization.

10

The EEPROM stores standard values, for example for the product ID, vendor ID, subsystem vendor ID or a serial number for an Ethernet network card, inter alia. These values can be used directly for initializing the registers and/or modules. Alternatively, the processor element can alter the standard values or make an alternative selection under the control of an event. From the point of view of error handling, this results in the opportunity to use the support logic to alter or restore the initialization information in the external EEPROM, with it also being possible to recalculate the checksum.

15

20

In one refined form of the invention, the initialization program for the processor element calculates initialization data and uses them for initialization.

25

The processor element can, under the control of the initialization program, calculate initialization data, for example on the basis of the state of a port or register.

30

In one embodiment of the invention, state data for peripheral components and/or internal components are taken as a basis for calculating the initialization

35

data for said components and the data for the internal components.

5 The initialization program's program execution may be in a form such that an initialization value is chosen or calculated on the basis of states of individual internal or external registers or modules. To this end, in a first step, for example, a register or a port is interrogated and the initialization is performed on the  
10 basis of this result after a skip to a point provided for this purpose in the program execution.

In one particular embodiment of the invention, the processor element changes to a power-saving mode  
15 following initialization.

When initialization has taken place, there is the opportunity to put the processor element into a power-saving mode, from which it is reset by a signal  
20 from a PC or from a peripheral module, for example.

In one particular embodiment of the invention, the initialization of further processor elements is started and monitored.  
25

The processor element can initialize further processors which are present in the system, which subsequently start their own initialization routines. The termination of the initialization is either reported  
30 back to the first processor, or the first processor passes control to another processor.

In a further embodiment of the invention, adaptation to various storage media is performed.  
35

The instruction memory arranged in the ASIC contains a start program for execution after the device has been

turned on and implements the reading of the initialization information from the external EEPROM and the transmission to the instruction RAM. This start program contains a routine which identifies the  
5 connected storage medium and ensures that the respective necessary transmission protocol is observed.

In a further refined form of the invention, the initialization program reloads further data and/or  
10 program code from a storage medium.

When a particular state or event is reached, the processor element can reload further initialization information (program code or state data).  
15

The invention will be explained in more detail below with reference to an exemplary embodiment. In the associated drawings,

20 Figure 1 shows a circuit arrangement based on the prior art, and

Figure 2 shows a circuit arrangement for implementing the inventive method.

25 To implement the inventive method, the following components were integrated in an ASIC 1 besides the bus interface 2 (known from the prior art), which a first bus system 4 uses to couple to a PC 3 and which  
30 contains ID registers 5 for initialization, and the I/O interface 6, which provides the coupling to the external electronics 7: a processor element 8, which in the prior art does not necessarily have to be part of the ASIC logic 1, an instruction memory 9 (bootstrap  
35 loader), an instruction RAM 10, a data RAM 11, an EEPROM interface 12 and a support logic unit 13. The external EEPROM 14 known from the prior art is likewise



arranged outside the ASIC 1 and is connected thereto via a second bus system 15. The second bus system 15 used may be an I<sup>2</sup>C, SPI or Microwire bus. The ASIC 1, the external EEPROM 14 and the external electronics 17 form a peripheral device 18 which can be controlled by the PC 3.

The instruction memory 9 arranged in the ASIC contains a start program, which is to be executed after the device is turned on, and implements the reading of the initialization information from the external EEPROM 14 and the transmission to the instruction RAM 10. Since the interchange of the bus signals is dependent on the respective external EEPROM 14 and bus system 15 used and the operation is controlled by a program, the adaptation to various bus systems 15 or EEPROM types 14 can be implemented by programming. It is thus also possible to implement automatic recognition of the connected EEPROM type 14.

For developing the instruction memory 9, standard development and debugging tools can be used instead of expensive special tools.

The initialization information to be transmitted comprises the initialization data and an initialization program. Following transmission of the initialization information to the instruction RAM 10, an integrity check is performed to ensure error-free transmission of the data.

If this check establishes, for example from the checksum, that the transmission was free of errors, the continued program execution takes place using the initialization program which has just been transmitted to the instruction RAM 10. This program performs the actual initialization of the registers 5 and modules

using the initialization data. By way of example, this initialization makes the necessary settings in the bus interface 2 in order to allow the communication with the PC 3 and the initialization of the other internal  
5 modules and of the I/O interface 6 for controlling the external electronics 7.

If the integrity check reveals an error, for example because the checksum is incorrect or even no EEPROM 14  
10 is connected, then it is possible to skip to a routine for handling exceptional cases in the instruction memory 9, said routine programming the functionally most important registers in the ASIC 1 such that the device can be addressed via the respective PC interface  
15 4 at least in principle. This basic setting and the support logic 13 integrated in the ASIC 1 make it possible to repair a faulty device by reprogramming the EEPROM 14 with recalculation of the associated checksum or to perform the initial programming in the production  
20 facilities.

The program-controlled initialization means that it is possible to set all registers 5 or modules which can be addressed directly or indirectly by the processor  
25 element 8 and to set state machines which are dependent on said registers or modules. It is furthermore possible to perform the initialization dynamically, that is to say as a function of input values. This means that a display 7 can be used immediately in the  
30 start-up phase of the device to indicate whether or not a particular condition is met.

In addition, the inventive method allows the peripheral device 18 to act independently in order to "wake up"  
35 the PC 3 from an initial state of rest (e.g. Wake-on-Lan or Wake-up for a fax call).

## List of Reference Symbols

- 1 ASIC
- 2 Bus interface
- 3 Personal computer (PC)
- 4 First bus system
- 5 ID register
- 6 I/O interface
- 7 External electronics
- 8 Processor elements
- 9 Instruction memory
- 10 Instruction RAM
- 11 Data RAM
- 12 EEPROM interface
- 13 Support logic
- 14 Storage medium (e.g. EEPROM)
- 15 Second bus system
- 16 Initialization control
- 17 Primary function logic
- 18 Peripheral device